ABSTRACT In this paper, the InGaAs junctionless (JL) FinFET with notable electrical performance is demonstrated. The device with W fin down to 20 nm, EOT of 2.1 nm, and L G = 60 nm shows high I ON = 188 μA/μm at V DD = 0.5 V and I OFF = 100 nA/μm, I ON /I OFF = 5 × 10 5 , DIBL = 106 mV/V and SS = 96 mV/dec. The device also exhibits a decent extrinsic transconductance (G m ) of 1142 μS/μm at V DS of 0.5 V. This high performance is attributed to the moderate doping concentration to ensure the channel carriers could be effectively depleted and the low R SD realized by self-aligned Ni-InGaAs alloy S/D. Furthermore, we also examine the temperature dependence of the main electrical parameters of the JL transistor.
I. INTRODUCTION
As the CMOS devices keep scaling to the sub-10 nm technology nodes and beyond, suppressing short channel effects (SCEs) has become stringent and a critical challenge because of decreasing gate controllability. To meet these issues, new device architectures or materials such as fully depleted silicon-on-insulator (FDSOI) transistors, FinFETs, gate-all-around (GAA) FETs and 2D-material-based devices have been widely investigated. Furthermore, for such small dimension devices, it is hard to form ultra-sharp and high doping concentration S/D junctions because of the relatively high processing thermal budget. To solve this problem, the concept of a junctionless (JL) MOSFET has been proposed by Colinge et al. in 2010 [1] and has attracted significant attention because of its simple fabrication process [2] - [8] , yielding a uniform high doping concentration between the S/D and the channel to eliminate junction formation. In addition, III-V compound semiconductors, such as InGaAs, have emerged as promising candidates for n-type channel materials to replace traditional Si for next-generation logic applications because of their superior carrier transport properties [9] , [10] . For highly doped materials, the bulk mobility is significantly reduced due to serious impurity scattering; however, this is less problematic for InGaAs than for the Si counterpart because of the high electron mobility; hence, InGaAs is a more suitable channel material for JL devices. On the other hand, to realize the high performance of InGaAs channel devices, one of the most critical challenges is the large S/D parasitic resistance (R SD ) as a result of the low dopant solubility in III-V materials. Using the silicidelike metallization process is an effective way to overcome this issue and has been reported in recent years [11] , [12] .
In this letter, we fabricate an InGaAs JL FinFET combined with self-aligned Ni-InGaAs S/D to achieve a low R SD . The device with L G = 60 nm and W fin down to 20 nm shows good electrical characteristics. The temperature dependence of the main electrical characteristics of the InGaAs JLFET is also investigated in this paper.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 6, 2018 Fig. 1 (a) and (b) show the process flow and schematic images of the fabricated device in this study. The epitaxial layer of the device consisted of lattice-matched 35 nm n + -type InGaAs with a carrier concentration of 1 × 10 19 cm −3 grown on a semi-insulating (SI) InP substrate by MBE. After wafer cleaning, the mesa isolation was formed using the wet etch process. Then, the multi-fin pattern was defined by e-beam lithography and etched by ICP. The fin slimming process was performed with a citric acid-based solution to simultaneously further shrink down the fin width (W fin ) to 20 nm and eliminate plasma damage after dry etching ( Fig. 2(b) ). The channel length (L G ) of 60 nm was also defined at this step. After the HCl pre-gate surface cleaning and (NH 4 ) 2 S solution treatment, the Al 2 O 3 /HfO 2 (10 /40 cycles) high-k bilayer was deposited by ALD as the gate dielectric. The TiN metal was deposited by physical vapor deposition (PVD) and etched by Cl 2 -based plasma as the gate electrode. Note that the fin region was fully covered by the gate metal. The length of the gate metal overlapping the planar region is ∼20 nm for both source and drain sides (The total length of gate metal is around 100 nm). The definition method of channel length (L G ) using in this work is the same as [2] . Subsequently, the dielectric layer on the S/D region was removed by inductively coupled plasma (ICP) dry etching and HF-based wet etching. A 15 nm Ni was deposited by sputtering, and a rapid thermal anneal (RTA) was performed at 250 • C in N 2 ambient to form the Ni-InGaAs alloy at the S/D regions. The vertical depth (gate stack direction) and lateral diffusion length (source/drain direction) of the Ni-InGaAs alloy was approximately 20 nm and 5 nm, respectively. Next, unreacted Ni was removed by a HCl selective wet etch process. Finally, the fabrication was completed with a Au/Ge/Ni/Au metal pad deposition and lift-off process.
II. DEVICE FABRICATION
The top-view SEM micrograph of the fabricated InGaAs JL FinFET with Ni-InGaAs S/D is shown in Fig. 2(a) . that the transistor could be effectively turned off and achieve a sufficiently high current density at the same time, a moderate channel doping concentration of 1 × 10 19 cm −3 was selected. The device demonstrates good cut-off characteristics with an I ON /I OFF ratio of 5 × 10 5 , DIBL of 106 mV/V, SS of 90 mV/dec at 0.05 V and 96 mV/dec at 0.5 V drain bias. The device has a high I ON of 188 µA/µm at V DD = 0.5 V and I OFF = 100 nA/µm; these data were normalized by the total effective channel width W tot = (No. of fin) × (2 × H fin + W fin ) and ignored the effect of substrate leakage current. The output characteristics (see the Fig. 3(b) ) show good saturation behavior with an on-resistance (R ON ) of 566 · µm at V GS -V TH = 0.6 V. The C-V characteristics with negligible stretch-out and small dispersion of 6.7 % at a 1.5 V gate voltage measuring a frequency from 1 MHz to 1 kHz are shown in Fig. 4(a) . The capacitance equivalent thickness (CET) is 2.1 nm, and the minimum D it value extracted by the conductance method is approximately 1.6 × 10 12 cm −2 · eV −1 at the trap energy level of 0.5 eV above valence band (E V ) (see the Fig. 4(b) ). The device performance can be further improved by scaling down the EOT or inserting an interfacial passivation layer [13] - [14] . The G m and I ON versus V GS are shown in Fig. 5(a) and (b) , where a decent extrinsic G m of 1142 µS/µm is achieved for the device with Ni-InGaAs S/D, and the data are comparable with most recent reported JL devices. The devices which employed the Ni-InGaAs S/D showed both peak G m and I ON (at V GS = 1 V and V DS = 0.5 V) improvement of nearly 1.4 and 1.2-fold as compared with that of the w/o metal S/D samples, respectively. It is can be attributed to the reduction of R SD by the Ni-InGaAs alloy.
III. RESULTS AND DISCUSSION
The total resistance (R total ) in the linear regime (V DS = 0.05 V) as a function of the gate voltage is plotted in Fig. 6(b) . The R SD is approximately 302 · µm for the device with Ni-InGaAs S/D, which was extracted by extrapolating the R total to V GS = 3 V. This value is comparable to the values of the state-of-the-art III-V devices that have been reported in recent years. However, there is still room for further improvement in R SD , such as adopting a thick high doping concentration regrowth S/D contact region [2] , [3] . A 1.67-fold reduction of R SD is observed compared with the device without the Ni-InGaAs S/D. The relatively high R SD of the sample without Ni-InGaAs S/D is attributed to a higher contact resistance and the absence of a low sheet resistance material between the metal pad and channel. The threshold voltage (V TH ) is approximately 0.1 V, which suggests that the device is working in the "normally-off" condition and is suitable for logic applications. Fig. 7(a) shows the impact of W fin on the I DS -V GS plotted in log scale, and the SS and the I ON /I OFF ratio versus W fin are shown in Fig. 7(b) . It is clearly seen that scaling W fin effectively improves the cut-off properties: an I ON /I OFF ratio larger than 10 5 is obtained for the narrowest device (W fin = 20 nm), and the SS decreases from larger than 300 mV/dec at W fin = 60 nm to below 100 mV/dec at W fin = 20 nm. However, the scaling also degraded the maximum I ON because of the combined effects of R SD and mobility degradation. Fig. 8(a) shows the measured I DS -V GS curves at various temperatures of the InGaAs JL FinFET. The threshold voltage decreases and the off-state current increases with the temperature, and this is attributed to the enhancement of the thermionic emission current over the channel potential. It is worth noting that the increase in the on-state current with temperature is observed for all applied V GS . In a conventional inversion-mode (IM) FET, the zero-temperature coefficient (ZTC) point exist that is due to the reduction of carrier mobility by more serious phonon scattering as the 858 VOLUME 6, 2018 temperature increases. In a JL-mode FET, on the contrary, the degradation of mobility with temperature is significantly smaller than with other types of devices. In a heavily doped material, like the channel of a JLFET, the degradation mechanism of mobility is dominated by impurity scattering, which is proportional to T 3/2 rather than T −3/2 by pure phonon scattering [15] . The effective electron mobility of an InGaAs JLFET was extracted using the Y-function method [16] , and the result is shown in Fig. 8(b) . The bulk mobility of the original substrate evaluated by Hall measurement at room temperature is also shown. The mobility degradation is only 4 % as the temperature rises from 30 • C to 130 • C, and this is due to the strong impurity scattering in the heavily doped channel. Therefore, the I ON continuously increases with temperature in the InGaAs JLFET (Fig. 8(c) ). From Table 1 , it can be seen that the devices developed in this work exhibit good electrical characteristics compared with those state-of-the-art JLFETs using Si, Ge and III-V channels in [2] - [7] .
IV. CONCLUSION
In this paper, InGaAs channel JL FinFETs with Ni-InGaAs alloy S/D are demonstrated. The device fabrication process is simplified compared with conventional IMFET because of the elimination of the ion implantation step. A high I ON of 188 µA/µm (at V DD = 0.5 V and I OFF = 100 nA/µm) and decent SS of 96 mV/dec and G m of 1142 µS/µm at V DS = 0.5 V are obtained. A low R SD value of 302 · µm is achieved due to the adoption of a self-aligned Ni-InGaAs alloy contact technology. These results suggest that the InGaAs-channel JLFET with a Ni-InGaAs alloy S/D structure is a promising candidate for future ultra-low-power CMOS applications. 
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